A high performance BICMOS process denoted B5C for the realization of higb speed/higb density integrated circuits is presented. The main features of this process are L.0 micron minimnl feature size and a selfaligned bipolar transistor of L0 GHz cut-off frequeny and 50 ps minimal CML stage-delay time.
Introduction
In the past the basic differences between MOS-and BIPOLAR devices lead to two different processing worlds with separate equipment and own factories. By the implementation of CMOS-specific process modules like selfalignment into BIPOLAR processes or by using epitaxy within CMOS flowcharts, an increased synergy arose between both process-areas. This was tle precondition for merging these tecbnologies to form both CMOS as well as BIPOI-AR devices on the same chip. Thus the circuit-designer is served on the sa-e chip with devices 1e lsalize high speed slgnal processing paths by using BIPOLAR and high density/low power circuit parts like SRAM-cores by using CMOS (e.g. In Fig.1 In Fig.2 The respective chip-microfotograph of the SRAM is given in Fig.8 . Fig.9 Input and output wave-forms of the 16k SRAM
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The measured inpuVoutput waveform for a read operation is depicted in Fig.9 , where a 3.8ns readout could be obtained. 
